Back to BeagleBoard.org
GSoC 2024

Low-latency I/O RISC-V CPU core in FPGA fabric

Project details

Contributor

Atharva Kashalkar

Mentors

Jason@BeagleBoard.org, Vedant Paranjape, lorforlinux, Kumar Abhishek

Technologies

Not listed in the archive