GSoC Guide
GSoC 2026
Current
Organizations
Proposals
Progress blogs
Blog
Past editions
GSoC 2026
Current
Organizations
Proposals
Progress blogs
Blog
Past editions
GitHub
X
Toggle theme
Sign in
Organizations
/
CHIPS Alliance
/
Verible SystemVerilog Preprocessor
Back to CHIPS Alliance
GSoC 2022
Verible SystemVerilog Preprocessor
Project details
Contributor
Karim Tera
Mentors
tgorochowik
Technologies
Not listed in the archive