Back to UC OSPO
GSoC 2024

LiveHD: Benchmarking LLMs that Generate Verilog/Chisel Modules From Natural Language

Project details

Contributor

Ashwin Bardhwaj

Mentors

Jose Renau, Sakshi_Garg

Technologies

Not listed in the archive